Enterprise-Grade
SystemVerilog Simulation.

module top_module(
    input logic clk,
    input logic reset,
    output logic [3:0] count
);

    // IEEE 1800-2012 Engine Active
    always_ff @(posedge clk) begin
        if (reset) count <= 0;
        else count <= count + 1;
    end
endmodule